An InGaP/GaAs heterojunction bipolar transistor (HBT) is developed. -By using this HBT, a power amplifier is designed for WCDMA user equiplJlent, band-l power class-2 application. The HET power amplifier demonstrates a maximum output power impro\'ed by the CMRC.
Introduction
Standby and operating times are the key concerns for mobile devices. In this regard, it is important to note that p ower amplifier circuits consume most of the p ower from the battery package.
As power amplification ' is the last stage in the uplink circuit, it sh<lUld be designed to be Iin.:ar operating for less power dissipation and less interference to users' �urroundings.
InGar/GaAs heterojunction b ipolar transistor (HBT) is
a kind of dcvice which has the unique features of high lincurit�· and l1igh etTiciency. ' These features make !-IBT more SlIitahle for mobile devices applications. Resonance Cell has been applied to HBT power amplifier. It is used as a l inenrizer for the amplifier.
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This HBT amplifier is designed for WCDMA Band-l power c1ass-2 user equipment. The original circuit will consume over 400mA at low output power, the PAE is only 4% to 10%. This paper proposes the idea that the biasing current of the circuit during low power operation is reduced to half, with Compact Microstrip
Resonance Cell (CMRC) implemented to the amplifier so ns to improve the PAE and ACLR.
Device structure and process description
InGaP/GaAs HBTs were grown by MOCVD on a
GaAs substrate. The device structure consists of a 600
nm n+-GaAs sub-collector, a 700 run n' -GaAs collector, a 100 nm p + -GaAs base, a 40 run n-1no.5Gao . sP emitter layer, and a 150 run n+-GaAs emitter cap layer, a 50 nm n + -InxGa l.,As graded layer amplifier is biased at VeE =3.5V· and the layout is designed to an optimized matching network. Figure 2 shows the configuration of the wllplifier circuit.
Figure 2 Schematic of HBT amplifier
The PAE gain and Pc.\" are shown in Figure 3 , which are tested with 1.95GHz pure tone. The PAE is measured as 37.65% at 28dBm output. Signal with symbol rate 3,840,000 Sym/s and QPSK modulation is used to test the amplifier in WCDMA mode . Figure 4 shows the rAE, channel power and ACLR versus input power in WCDMA mode. is measured with channel band"vidth set to 4.096MHz and resolution bi\ndwidth set to 30KHz. When the output power is 27dBm, the amplifier y ie lds a PAE of 30% and ACLR of -33dBc.
The linearity of the amplifier is evaluated by injecting. two pure tones with 5 MHz spacing to the amp lifier. The 1M3 product is measured in linear operation region of the circuit. The orP3 is found as 45.7dBm
When the amplifier is operating in lower power output range, the PAE will also be lower compared with the high power output section. One more power amplifier is used for low power operation. This idea has been evaluated and has demonstrated significant improvement to PAE in low transmission power. In this design, there are two approaches: !) alternate amplifier for lower power output, and 2) alternate path
with CIvfRC and biasing current of the same amplifier is reduced to half in low power range . In this document, the second approach will be evaluated.
There is an increment of PAE. and CMRC is implemented at the input port of the amplifier for compensating the degradation of linearity. The circuit block and structu re of CMRC are shown in Figure 5 and 6 respectively. 
Summary
An amplifier circuit for WCD1'v1A. Band-l power class-2 user equipment is presented. Figure 10 summarizes the PAE of the two operating sections of output power. During low output power operation, the biasing current is reduced to maintain a high PAE. CMRC is implemented in this mode and it linearizes the amplifier. This path of amplification is operating up to 22dBm with PAE of 16% and ACLR of -34dBc.
For power output above this power range, the original path is used instead. It can deliver 27dBm with PAE of 32 . 4% and ACLR of -33dBc. The measurement result
shows that this approach can help maintain a high PAE for most of the operating power. 
